XC6SLX45-3CSG484I国宇航芯北京军工IC订货13632767652
商品详情
XC6SLX45-3CSG484I
FPGA Spartan-6 LX Family 43661 Cells 45nm (CMOS) Technology 1.2V 484-Pin CSBGA
The Spartan®-6 family provides leading system integration capabilities with the lowest total cost for high-volume applications. The thirteen-member family delivers expanded densities ranging from 3,840 to 147,443 logic cells, with half the power consumption of previous Spartan families, and faster, more comprehensive connectivity. Built on a mature 45 nm low-power copper process technology that delivers the optimal balance of cost, power, and performance, the Spartan-6 family offers a new, more efficient, dual-register 6-input lookup table (LUT) logic and a rich selection of built-in system-level blocks. These include 18 Kb (2 x 9 Kb) block RAMs, second generation DSP48A1 slices, SDRAM memory controllers, enhanced mixed-mode clock management blocks, SelectIO technology, poweroptimized high-speed serial transceiver blocks, PCI Express® compatible Endpoint blocks, advanced system-level power management modes, auto-detect configuration options, and enhanced IP security with AES and Device DNA protection. These features provide a lowcost programmable alternative to custom ASIC products with unprecedented ease of use. Spartan-6 FPGAs offer the best solution for high-volume logic designs, consumer-oriented DSP designs, and cost-sensitive embedded applications. Spartan-6 FPGAs are the programmable silicon foundation for Targeted Design Platforms that deliver integrated software and hardware components that enable designers to focus on innovation as soon as their development cycle begins.
技术参数
Spartan-6 LX FPGA: Logic optimized
Designed for low cost
Multiple efficient integrated blocks
Optimized selection of I/O standards
Staggered pads
High-volume plastic wire-bonded packages
Low static and dynamic power
45 nm process optimized for cost and low power
Hibernate power-down mode for zero power
Suspend mode maintains state and configuration with multi-pin wake-up, control enhancement
Multi-voltage, multi-standard SelectIO™ interface banks
Up to 1,080 Mb/s data transfer rate per differential I/O
Selectable output drive, up to 24 mA per pin
3.3V to 1.2V I/O standards and protocols
Low-cost HSTL and SSTL memory interfaces
Hot swap compliance
Adjustable I/O slew rates to improve signal integrity
High-speed GTP serial transceivers in the LXT FPGAs

EP3C25F256A7N Altera / Enperion
XCZU9EG-1FFVC900I Xilinx
XC6SLX45T-3CSG484C Xilinx
XC2C256-7TQG144C Xilinx
XC6SLX4-2CSG225I Xilinx
XC7K160T-2FFG676C Xilinx
XC3S50AN-4TQG144I Xilinx
MT40A1G16WBU-083E:B Micron
TPS4H160BQPWPRQ1 TI


